UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

TTORNEY DOCKET NO. | CONFIRMATION NO

DATE MAILED: 12/08/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/722,431	11/28/2003	Takayuki Kondo	117603	7372
25944 75	12/08/2006		EXAM	INER
OLIFF & BERRIDGE, PLC P.O. BOX 19928 ALEXANDRIA, VA 22320			PEACE, RHONDA S	
			ART UNIT	PAPER NUMBER
'ILDM'IIIDIG	·, · · · · · · · · · · · · · · · · · ·		2874	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
Office Action Summary		10/722,431	KONDO, TAKAYU	KI
		Examiner	Art Unit	<del></del>
	•	Rhonda S. Peace	2874	
The MA Period for Reply	AILING DATE of this communication ap	ppears on the cover shee	t with the correspondence ad	dress
A SHORTENE WHICHEVER - Extensions of tim after SIX (6) MON - If NO period for re - Failure to reply w Any reply receive	ED STATUTORY PERIOD FOR REPLANCE IS LONGER, FROM THE MAILING IS a may be available under the provisions of 37 CFR 1 ITHS from the mailing date of this communication eply is specified above, the maximum statutory period ithin the set or extended period for reply will, by statud by the Office later than three months after the mailing adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMU .136(a). In no event, however, many d will apply and will expire SIX (6) te, cause the application to become	JNICATION.  ay a reply be timely filed  MONTHS from the mailing date of this cone ABANDONED (35 U.S.C. § 133).	
Status			•	
2a)☐ This act 3)☐ Since th	sive to communication(s) filed on <u>25 (</u> ion is <b>FINAL</b> . 2b)⊠ This application is in condition for allowing accordance with the practice under	is action is non-final. ance except for formal r		merits is
Disposition of CI	aims			
4a) Of th 5) ☐ Claim(s) 6) ☑ Claim(s) 7) ☑ Claim(s)	e above claim(s) is/are pending e above claim(s) is/are withdra is/are allowed.  3,4,6,8,9,12-16 and 24 is/are rejected 2 and 5 is/are objected to are subject to restriction and/	awn from consideration.		
10)⊠ The draw Applicant Replacer	cification is objected to by the Examin ving(s) filed on <u>28 November 2003</u> is/ may not request that any objection to the nent drawing sheet(s) including the correct or declaration is objected to by the E	are: a) $\boxtimes$ accepted or the drawing(s) be held in about the drawing is required if the draw	eyance. See 37 CFR 1.85(a). ving(s) is objected to. See 37 CF	FR 1.121(d).
Priority under 35	U.S.C. § 119	•		
a)⊠ All b 1.⊠ Co 2.□ Co 3.□ Co ap	edgment is made of a claim for foreig ) Some * c) None of: ertified copies of the priority documer ertified copies of the priority documer opies of the certified copies of the priority oplication from the International Burea ttached detailed Office action for a lis	nts have been received. Its have been received brity documents have beau (PCT Rule 17.2(a)).	in Application No een received in this National S	Stage
3) 🛛 Information Disc	ences Cited (PTO-892) Derson's Patent Drawing Review (PTO-948) closure Statement(s) (PTO/SB/08) il Date 8/31/06, 10/5/06, 11/16/06	Paper	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application	

Art Unit: 2874

#### **DETAILED ACTION**

# Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/25/2006 has been entered.

#### Information Disclosure Statement

The information disclosure statements (IDS) submitted on 8/31/2006, 10/5/2006, and 11/16/2006 were filed in compliance with the provisions of 37 CFR 1.97.

Accordingly, the information disclosure statements are being considered by the examiner.

## Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claims 3, 4, 6, 8, 12-16, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Worley (US 6393183).

Pertaining to claim 16, Worley discloses an optical interconnection circuit comprising (see col. 4 lines 64-67, col. 5 lines1-6, Fig 1):

• An integrated circuit as seen in Figure 1.

Art Unit: 2874

A first circuit block 102 provided on the integrated circuit chip of Figure 1,
 where the first block 102 contains a first element 101 for emitting light.

- A second circuit block 105 provided on the integrated circuit chip of Figure
   1, where the second block 105 contains a second element 103 for receiving light.
- An optical waveguide 100A, provided on the circuit chip such that the waveguide 100A optically connects the first element 101 to the second element 103.

Further pertaining to claim 16, the embodiment of Worley discussed above involves the use of vertical emitting laser diodes. However, the above device may be modified as seen in Figure 2G such that a side emitting laser diode is utilized. In this embodiment using a side emitting laser diode 212, a reflector 214 is used to redirect any vertical-emitted light into the waveguide 209 (col. 7 lines 37-67, Fig 2G). Moreover, Worley discloses the blocks 102 and 105 (or any such blocks described therein, such as 202, 205, etc) may contain a plurality of light emitters, such as light emitter 101, or a plurality of light detectors, such as detector 103, respectively, where each emitter/detector pair (one on each block) will communicate via an optically isolated channel (col. 9 lines 52-58). In view of this teaching of Worley, it would have been obvious to one of ordinary skill in the art to allow block 102 to contain a plurality of light emitters, and also allow block 105 contain a plurality of light detectors, where each emitter/detector pair will be connected via their own waveguide such as waveguide 100A, as the use of a greater number of emitter/detector pairs allows a greater amount

Art Unit: 2874

of information to be transferred between the two blocks **102** and **105**. In the event multiple emitters **212** are utilized on the same block **202**, as discussed above, numerous reflectors **214** would be used for each emitter **212**; however, it would be obvious to one of ordinary skill in the art to use an elongated bar-shaped reflector (instead of several square shaped reflectors), as using a single reflector reduces production time of the device, as the coupling process between the emitters and reflector (as opposed to emitters and reflectors) requires less precision, and therefore, less time.

In conclusion with respect to claim 16, Worley also discloses the light emitter 101 produces visible light, but does not disclose that when a plurality of light emitters are placed upon the first block 102 each emitter emits a unique wavelength (col. 5 lines 6-13). However, in view of the teaching that the emitter emits visible light, which is well-known to contain a plurality of unique wavelengths, it would have been obvious to one of ordinary skill in the art to allow the plurality of emitters on the first block to each emit a unique wavelength. In addition to this suggestion made by Worley, the use of multiple wavelengths for transmission purposes has other advantages, such as allowing for versatility when processing such signals, as signals of multiple wavelengths can then be processed by various methods and devices.

Concerning claims 3 and 4, Worley shows in Figure 2G that a portion of the waveguide 209 is provided on the top surface of the circuit blocks 202 and 205, specifically upon the top surface of trenches 210 and 211 respectively (col. 7 lines 52-60). It is of special note that the top surface of trenches 210 and 211 is considered a

Art Unit: 2874

portion of the top surface of each block 202 and 205, as this surface is the upper most surface of the block in the area of the trenches 210 and 211. As also seen in Figure 2G, the waveguide 209 transverses the first and second blocks 202 and 205.

With regard to claims 6, 8, Worley discloses the light emitters 101 of block 102, and the light detectors 103 of block 105 are each electrically connected to their respective block (col. 8 lines 41-44). Moreover, Figure 2G shows an additional embodiment, where the outer edge of waveguide 218 acts as a reflector in the region directly above each of the emitter 201 and detector 203, such that light is coupled through the waveguide 218 from the emitter 201 to the detector 203 (col. 7 lines 38-40). As seen in Figure 2G, a portion of the waveguide 218 extends over the emitter 212, and a portion extends over the detector 216 (col. 7 lines 19-22).

Pertaining to claims 12 and 13, Worley discloses the above described connection method as being useful in optically joining two electrically separate integrated circuits (col. 1 lines 20-25). In the case where several devices or integrated circuits, as described above, are adjacent one another, one of ordinary skill in the art would have been motivated to join the two or more integrated circuits in the same manner as described above, as Worley discloses such a coupling method (coupling an emitter of one circuit to a detector of another circuit via an optical waveguide) can improve the light coupling efficiency from an LED to a detector over that of the prior art, such as a simple transparent insulating block (col. 3 lines 29-33). Moreover, it would have been obvious to one of ordinary skill in the art to combine several adjacent integrated circuit chips together onto a single substrate, as this improve stability of the device, thereby

Art Unit: 2874

leading to a reliable coupling between the chips upon the substrate. Finally, it would have been obvious to one of ordinary skill in the art to bond the chips tightly to one another, as this will further decrease the overall size of the device making it more applicable to compact applications, as well as further ensuring a sound optical connection between the chips via the coupling method described above.

Concerning claims 14 and 15, the device of Worley described above may be considered both an electronic and an electro-optical device, as the device converts electrical signals to optical signals and visa versa.

Pertaining to claim 24, the reflector 214, as explained above, allows the light emitted from emitter 212 to be coupled into the waveguide 209 (Fig 2G).

Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Worley (US 6393183) in further view of Ewen et al (US 6735731).

Concerning claim 9, Worley discloses the device as described above. However, Worley does not disclose either of the blocks as being one of the following: CPU, memory circuit, DSP, RF amplifying circuit, image sensor, and bio sensor. Moreover, Worley does not disclose the waveguides as transmitting data or clock signals.

Further concerning claim 9, Ewen et al discloses parallel transceivers **110** and **120**, optically connected via optical transmission lines, where there is provided a single line for each channel (Fig 1, col. 2 lines 58-67, col. 3 lines 1-21). Transceiver **110** is a memory circuit with memory circuitry **114**; transceiver **120** is an image sensor, with image (light) error detection circuitry **124** (col. 4 lines 10-24, col. 5 lines 22-24).

Art Unit: 2874

Moreover, at least one optical waveguide connecting the first transceiver **110** to the second transceiver **120** transmit clock signals (col. 3 lines 39-50). It would have been obvious to one of ordinary skill to incorporate the coupling teachings of Worley to the device of Ewen et al, as Worley discloses such a coupling method can improve the light coupling efficiency from an LED to a detector over that of the prior art (col. 3 lines 29-33).

# Allowable Subject Matter

Claims 2 and 5 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: The applicable prior art does not disclose, nor does it reasonably suggest, an optical interconnection unit as described in claim 16, and further providing either of the following: the first and second blocks are electrically connected to each other, or a part of the first waveguide being provided to detour around a third circuit block. Worley, considered to be the closest piece of art to independent claim 16, is concerned with optically coupling two blocks that must remain electrically isolated from one another. Therefore, there is no disclosure or motivation to electrically connect the blocks. In addition, in all embodiments of Worley, the waveguides are either routed on the top surface of the blocks, suspended over the blocks, or travels through the blocks. Therefore, there is no teaching or motivation to suggest routing a waveguide around a third block.

Art Unit: 2874

### Response to Arguments

Applicant's arguments, see page 6, filed 10/25/2006, with respect to the objections of claims 8 and 13 have been fully considered and are persuasive. The objections of claims 8 and 13 have been withdrawn.

Applicant's arguments, see pages 6-8, filed 10/25/2006, with respect to the rejection(s) of claim(s) 2-6, 8, 9, and 12-23 under 35 U.S.C. §103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made primarily in view of Worley, as discussed at length above.

### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Kondo (US 2004/0264867, US 2004/0136639, 2004/0131304) discloses an optical interconnection circuit. Janniello et al (US 5537238) discloses a WDM system. Bregman et al (US 5093879) discloses an electro-optical connector. Asai (US 2005/0185880) discloses an integrated circuit and device for optical communication. Pan (US 6038357) discloses PDM-WDM for optical communication networks. Jain et al (US 2005/0111781) discloses a photonic-electronic circuit board. Shen et al (US 2004/0218848) discloses a flexible electro-optical interconnection film. Ouchi (US 2004/081402) discloses an optical interconnection device. Kuhara et al (US 2003/0152391) discloses a parallel line emitting and receiving device. Jewell et al (US 2001/0021287) discloses an electro-optical mechanical assembly for coupling a light source to a detector. Bi et al (US 6952504) discloses the three-dimensional

Art Unit: 2874

engineering structures of optical structures. Takai et al (US 5448661) discloses an optical parallel transmission device. Mayer et al (US 6816642) discloses the use of optical fiber arrays in communication systems.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Rhonda S. Peace whose telephone number is (571) 272-8580. The examiner can normally be reached on M-F (8-5).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rodney Bovernick can be reached on (571) 272- 2344. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Rhonda S. Peace

Examiner Art Unit 2874

> John D.L.ge Prin ary Examiner